Skip to content
GitLab
Menu
Projects
Groups
Snippets
Help
Help
Support
Community forum
Keyboard shortcuts
?
Submit feedback
Sign in
Toggle navigation
Menu
Open sidebar
frainz
FeM Overlay
Commits
b6479d28
Commit
b6479d28
authored
Aug 22, 2021
by
Paul Michel
Committed by
Adrian Schollmeyer
Aug 23, 2021
Browse files
Remove sci-electronics/vhdl2vl
parent
597eff20
Pipeline
#72
failed with stages
in 9 minutes and 4 seconds
Changes
3
Pipelines
1
Show whitespace changes
Inline
Side-by-side
sci-electronics/vhd2vl/Manifest
deleted
100644 → 0
View file @
597eff20
DIST vhd2vl-2.5.tar.gz 46240 BLAKE2B 35f83be31d1a9d9101196255f1eac5b5496af611f5a916796ecf237163c0fde77c0c5fa24c665b8bb4a9d5c524e6ef761556f5e7fcfa0dcda26738fcc4dce72e SHA512 91a74fbd868d3af52b7595c0feef93627ab25d1a455b9139acf0e90eefe461c6e88ab7133d6227307a1681e9ec48563a0496e0c30c8646d7122c4264d4fb6715
EBUILD vhd2vl-2.5.ebuild 458 BLAKE2B 972dd418a929e94c69c93bcd865fb48ce22b8a81dd66ac9f80cd2f28062545c39531e3f4bcb7fada893e99a3851c052c28dc4a0a2d7cf9c6edf1d4b77da3f11b SHA512 48fb569b20fbb41e2d2efa5602a94f3ded5b369497ea1efeec18a1675e882833ac443db9502f98df048e7afff02c8a373b98b9dae3eaf597f0cb55d7df84c0ee
MISC metadata.xml 306 BLAKE2B 9a93ea05226b440714be898f08d2a22ce138fe885041938f985fb4cb692e5702d9347bd9ea2b68176db6f8b50f046bb316fa7f6c781ba02742b12e5f5df28698 SHA512 183335761294a12191ecce26e9b26c2081bde8785b5806f54207ed82b35b6feed8a46b50da5d94fa4acc85de38ddf86361f446fdd88a4f94a65c94bc6f178ee1
sci-electronics/vhd2vl/metadata.xml
deleted
100644 → 0
View file @
597eff20
<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE pkgmetadata SYSTEM "http://www.gentoo.org/dtd/metadata.dtd">
<pkgmetadata>
<maintainer
type=
"person"
>
<email>
paul.michel@fem.tu-ilmenau.de
</email>
</maintainer>
<longdescription
lang=
"en"
>
VHDL to Verilog Converter
</longdescription>
</pkgmetadata>
sci-electronics/vhd2vl/vhd2vl-2.5.ebuild
deleted
100644 → 0
View file @
597eff20
# Copyright 1999-2018 Gentoo Foundation
# Distributed under the terms of the GNU General Public License v2
EAPI
=
6
DESCRIPTION
=
"VHDL to Verilog Konverter"
HOMEPAGE
=
"http://doolittle.icarus.com/~larry/vhd2vl/"
SRC_URI
=
"http://doolittle.icarus.com/~larry/vhd2vl/vhd2vl-
${
PV
}
.tar.gz"
LICENSE
=
"GPL-2+"
SLOT
=
"0"
KEYWORDS
=
"~amd64 ~x86"
IUSE
=
""
DEPEND
=
"sys-devel/flex
sys-devel/bison"
RDEPEND
=
""
S
=
"
${
WORKDIR
}
/
${
P
}
/src"
src_install
()
{
dobin vhd2vl vhd2vl
}
Write
Preview
Supports
Markdown
0%
Try again
or
attach a new file
.
Attach a file
Cancel
You are about to add
0
people
to the discussion. Proceed with caution.
Finish editing this message first!
Cancel
Please
register
or
sign in
to comment